ABSTRACT This paper proposes a topology that can quickly eliminate DC short-circuit faults for a bipolar modular-multilevel-converter based high-voltage direct-current (MMC-HVDC) transmission. The additional thyristors are augmented to each half-bridge submodule, which will be reconfigured to form a bypass line commutated converter (LCC). The bypass LCC can be paralleled with one pole of bipolar MMC-HVDC through a hybrid switch, and MMC can be switched to the bypass LCC during the DC fault. The bypass LCC is used to eliminate the DC fault given its ability to output an inverse voltage. The tripped sequence of the hybrid switch is designed and the corresponding equivalent circuits during different stages are analyzed. Afterward, the expressions of the DC fault current in different stages are deduced by the equivalent circuits. The firing angle of the bypass LCC and the conduction resistance of the hybrid switch MOA are then designed. The additional cost and power loss of the proposed scheme are compared with those of other DC fault isolation schemes. The simulation results of the DC fault case obtained by PSCAD/EMTDC are used to verify the effectiveness of the proposed scheme.
I. INTRODUCTION
Among the various application fields of high-voltage direct current (HVDC) systems, long-distance and bulk-capacity power transmission present a major and long-term trend because DC transmission is more economical than AC transmission and has a transmission distance of longer than 600 km [1] , [2] . DC transmission can be divided into line-commutated-converter based HVDC (LCC-HVDC) and modular-multilevel-converter based HVDC (MMC-HVDC) [3] , with the latter receiving much attention given its inherent salient features, such as high modularity, excellent harmonic spectra, low switching frequency, very high efficiency, and small filtering component size [3] - [5] . However, the basic MMC structure of MMC-HVDC, which is built out of halfbridge submodules (HBSM), is endangered by the DC voltage dip under faulty conditions, especially pole-to-pole DC faults. In this case, without additional circuitry, the semiconductor devices of half-bridge MMC (HB-MMC) may be The associate editor coordinating the review of this article and approving it for publication was Taha Selim Ustun.
damaged by the uncontrollable high current rushing through the freewheeling diodes into the DC side. Moreover, the short circuit fault current cannot be extinguished naturally due to the diode freewheeling effects, which increases the difficulty of clearing the DC fault [6] , [7] .
The DC fault current is generally suppressed by using a current limiter and removed by using an AC circuit breaker [8] - [10] . However, this scheme only extends the time of fault isolation and stops the entire MMC. In [11] , [12] , a superconducting fault current limiter (SFCL) was proposed to suppress the DC fault current effectively. However, SFCL cannot be easily realized and promoted in many occasions. Using a DC circuit breaker (DCCB) is considered a favorable solution for the fault ride-through protection of the MMC-HVDC system [13] - [15] . Given that no natural current zero crossing occurs in DC systems, building DCCB requires the dissipation of energy stored in the DC circuit, thereby resulting in excessive heating and restricted reclosing. Moreover, the MMC station must handle the fault current until the full DCCB operation cycle elapses. Therefore, bypasses and large DC chokes may still be required [16] .
In [17] , a DC fault isolation scheme that integrates MMC with DCCB was proposed and DC side absorption branches were established. The energy stored in the DC circuit and MMC can be absorbed and then cut-off by DCCB. However, these technologies are costly and not mature enough for highvoltage and high-power applications [16] , [18] .
Another alternative approach is using modified MMC topologies with DC fault handling capability [19] . These topologies include the full bridge submodule (FBSM) [4] , [20] - [21] , clamp double submodule (CDSM) [22] , selfblocking sub-module (SBSM) [23] , and diode-clamped submodule (DCSM) [24] . FBSM can extinguish fault current in any direction by blocking all insulated-gate bipolar transistors (IGBTs). However, under the same voltage levels, the number of power devices required in FBSM-MMC is twice larger than that required in HBSM-MMC, thereby leading to higher power loss and initial investment. The CDSM, which is equivalent to two HBSMs working in normal operations, can greatly reduce the number of power devices compared with FBSM [19] . However, given that the two submodules in CDSM have different connections during the normal operation and fault blocking periods, their structures exhibit some coupling that increases their control complexity. In addition, the energy stored in the DC system is mainly absorbed by the capacitor after blocking, which greatly increases the capacitance voltage and extends the blocking time. Seriesconnected clamp double submodules were proposed accordingly to address these defects [25] . However, the damping resistor needs to be connected in series with the clamp diode of the CDSM, thereby increasing the cost to some extent. SBSM only augments one IGBT on each HBSM, which will further reduce the number of power devices and the complexity of the system compared with FBSM and CDSM. However, for MMCs that are connected in series by multiple SBSMs, to cut-off the DC fault current, the additional IGBT on each bridge arm must be blocked at the same time. Otherwise, the IGBT may be burned due to the voltage difference between the MMC AC terminal and DC circuit. A DCSM comprising three IGBTs, four diodes, and two capacitors was also built to reduce the number of power devices. This scheme outputs four levels by controlling the on and off state of the IGBT. However, DSCM demonstrates a poor blocking ability in the case of a reverse fault current.
Another topology called hybrid MMC, which is a hybrid of HBSM and FBSM, was proposed in [26] - [28] . By internally producing sufficient reverse DC voltage, absorbing the energy stored in the DC circuit, and quickly suppressing the fault current, this topology has a lower power loss and cost compared with the FBSM-based MMC. However, hybrid MMC uses FBSM or CDSM to inhibit the DC fault current, whereas its voltage balance is relatively complex compared with that of HB-MMC. In [29] , two anti-parallel thyristors were connected across the terminals of each HBSM and turned on upon DC fault detection to trigger a controlled three-phase AC fault at the MMC terminals and to inhibit the fault current injected from the AC circuit. This scheme employs twice the number of thyristors utilized in the bypass concept yet requires the addition of a damping resistor to accelerate the fault isolation.
In this paper, additional thyristors are reconfigured to form a bypass LCC for the DC fault isolation of HB-MMC. This scheme is similar to the DC fault interruption concept used in LCC-HVDC and hybrid HVDC transmission systems. The main contributions of this paper is summarized as follows: 1) when the DC fault occurs, the bypass LCC can output positive voltage to shunt for MMC, which ensures the safe operation of MMC. Besides, this characteristic make the hybrid switch do not need to directly break the fault current; 2) the proposed topology only augments one thyristor to each HBSM and forms the bypass LCC to eliminate the DC fault given its ability to output an inverse voltage. This scheme not only greatly suppresses the DC fault current but also shows a relatively faster fault elimination speed and lower additional cost and power loss compared with the traditional DC fault isolation scheme; 3) the tripped sequence of the hybrid switch is designed according to the pole-to-pole DC fault current characteristic of the bypass LCC. The firing angle of the bypass LCC and the conduction resistance of the hybrid switch are also designed to bypass LCC successfully.
The rest of this paper is organized as follows. Section II introduces the components, topology and tripped sequence of the proposed DC fault isolation scheme. Section III analysis the conduction resistance of the hybrid switch, and firing angle of bypass LCC. Section IV verifies the effectiveness of the proposed isolation scheme by constructing a PSCAD/EMTDC simulation model. Section V analyzes the additional power loss and cost of the proposed scheme. Section VI concludes the paper.
II. THE PROPOSED BYPASS LCC TOPOLOGY AND ITS SEQUENCE A. A HYBRID BYPASS TOPOLOGY WITH LCC AND MMC
Thyristors are robust devices with proven reliability and high pulse current capability that can also act as switches when a DC fault occurs. Such characteristics of thyristors were fully utilized in [29] , [30] in developing the double-thyristors method, whose topology and current path are illustrated in Fig. 1a . By employing double thyristor switches, the freewheeling effect of diodes is eliminated and the DC fault current is allowed to freely decay to zero. Therefore, the DC arc can be naturally extinguished and the insulation on the short-circuit point can be restored [30] . This method essentially converts the DC fault into an AC short circuit. Therefore, the AC short-circuit current is still cleared by tripping the AC side circuit breaker. Besides, this practice of connecting a thyristor across the terminals of each HBSM only partially bypasses the vulnerable freewheeling diode. The phase control capability of thyristors is neglected.
If the phase control capability of thyristors can be fully utilized, then a reverse voltage can be generated by control of the firing angle. In view of that, this paper proposed a bypass LCC based method which make full use of phase control capability of thyristors. The thyristor is embedded in each HBSM. To save costs, the original thyristor in the MMC submodule can be fully utilized. The equivalent circuit is shown in Fig. 1b . In this manner, the parameters of each HBSM are the same, and the design of submodule is the simplest. A more detailed topology is presented in the next section. Fig. 2a illustrates the proposed topology of MMC and the bypass LCC in parallel connection in a bipolar MMC-HVDC. A hybrid switch is assemble between the MMC and the bypass LCC, whose topology is shown in Fig. 2b [31] . This topology includes a fast mechanical switch (FMS) and a low voltage commutation switch (LVCS). They constitute conduction branch under normal operation. Besides, the main DC circuit breaker branch and metal oxide arrester (MOA) branch are used to transfer and dissipate the fault current, respectively. RES denotes the residual energy switch. RES and FMS is equipped with a no-air-extinguishing ability and is shut off when the current is close to 0 (or very small current). In Fig.2b , i HCB , i FMS , i MB , i MOA represent the current passing though the hybrid switch, FMS, main DC circuit breaker, and MOA branch, respectively. V HCB is the voltage across the hybrid switch. When i FMS is equal to 0, FMS will be completely shut down. When i HCB is equal to 0, RES will be completely shut down. To illustrate the tripped sequence of the hybrid switch, the DC fault current in different branches and the voltage is shown in Fig. 3 . Here, i dc is the DC fault current, i LCC denotes the current passing through the bypass LCC. U dc represent the DC bus voltage.
B. TRIPPED SEQUENCE OF BYPASS LCC
According to Fig. 3 , the process of DC fault elimination of bypass LCC scheme is divided into 4 stages, and the meaning of the corresponding switching action at each moment is explained as follows:
t 0 : DC fault occurs. The interval t 0 ∼t 1 denotes the time of DC fault detection and recognition.
t 1 : The DC fault is detected by the protection of MMC-HVDC. Then: 1) The MMC is blocked, and the capacitors in the submodule is bypassed; 2) The IGBTs in LVCS are blocked; 3) An open signal is sent to FMS; 4) The main DC circuit breaker branch is turned on; 5) the bypass LCC is triggered at the minimum firing angle (0 • ). The interval t 1 ∼t 2 is the time to wait for the FMS to be completely shut down. t 2 : the IGBTs in the main DC circuit breaker branch are blocked. During t 1 ∼t 2 , the bridge arm inductance current of MMC decays to 0 through MOA branch and DC side inductance and fault transition resistance. At t 3 , the current passing through the RES decays to 0. At this time, the control system will send the shutoff signal to RES. After that, the MMC is bypassed completely.
The RES is in the open position. After the control system detects this state, a trigger signal is sent to bypass the LCC again and the firing angle exceeds 90 • . Therefore, the bypass LCC will output negative voltage.
The fault current at the DC side decays to 0, and then the firing angle of the LCC will be changed immediately to avoid forming the inverse current.
III. ANALYSIS OF THE EQUIVALENT CIRCUIT AND DESIGN OF THE KEY PARAMETERS A. EQUIVALENT CIRCUITS OF THE BYPASS LCC SCHEME DURING DC FAULT
When a DC fault occurs in bipolar MMC-HVDC, the fault transient process can be divided into three stages. Namely, the capacitance discharging stage, line commutation stage, and uncontrolled rectifier stage. The equivalent circuit of MMC in the first stage is shown in Fig. 4a . During this stage, the MMC can be equivalent as a RLC series circuit. The short circuit current provided by the submodule capacitor rises rapidly and may block the MMC in a 1∼2 milliseconds. When the fault current of a bridge arm is more than twice of the rated current, a blocking signal is sent to bypass the MMC submodule. The MMC enters the line commutation stage soon afterward. When this stage is completed, the freewheeling diodes in the converter act as uncontrolled rectifiers even if all its IGBTs are off, thereby allowing the AC-side source to feed current to the DC circuit. The corresponding circuit is shown in Fig. 4b . Therefore, if the AC circuit breaker is not tripped at this time, then the DC fault cannot be automatically cleared. Here, L sr denotes the smoothing reactor in the DC side, R m and L m are the bridge arm resistance and inductance, respectively. R a = 2R m /3, L a = 2L m /3, and C a = 6C sm /N . C sm is the capacitance of MMC submodule, N is the number of submodule in each phase of MMC. According to the equivalent circuit of MMC during DC fault and the tripped sequence of bypass LCC, the equivalent circuits of the bypass LCC during different stages is shown in Fig. 5 . The fault elimination process of bypass LCC is divided into 4 stages:
Stage I (t 0 ∼t 1 ): During this stage, the submodule capacitor discharges to the DC side. The DC bus voltage decreases, and the fault current rise rapidly.
Stage II (t 1 ∼t 2 ): The DC fault is confirmed by the protection of MMC-HVDC at t 1 . During this stage, the following points need special explanation: 1) The control system then sends the blocking signal to the MMC at t 1 , and the submodule capacitor is bypassed, VOLUME 7, 2019 and the capacitor in the submodule stops discharging to the DC side; 2) The control system applies the trigger signal to the bypass LCC at the minimum firing angle (close to 0 • ). Given that the MMC loop has bridge arm inductance, the impedance in the bypass LCC loop is smaller than that in the MMC loop. Therefore, the AC grid mainly outputs voltage to the DC side through the bypass LCC.
3) The LVCS in the hybrid switch is blocked at t 1 , and the open signal of is also send to FMS. Due to the FMS is a mechanical switch, it is completely turned off after about 2ms. 4) The residual energy (current) in the arm reactance of MMC will pass through the main DC circuit breaker branch and discharge to the DC side. Stage III (t 2 ∼t 3 ) : the IGBTs in the main DC circuit breaker branch is blocked, and the energy in the arm inductance will discharge to the DC side though the MOA branch. The length of this stage depends on the on-resistance design of the MOA. Meanwhile, the on-resistance of MOA depends on the range of withstand voltage, and it will also influence the number of IGBTs in the main DC circuit breaker branch.
Stage IV (t 3 ∼t 4 ): the energy in the arm inductance is dissipated to 0, and the MMC is completely bypassed. Therefore, the freewheeling effect of diodes is eliminated. At this time (t 3 ), the firing angle of the bypassed LCC will be changed to α > 90 • and it is force retard to the inverter mode. Therefore, the bypass LCC will output a negative voltage to eliminate the DC fault quickly, the energy stored in the DC circuit will be transformed to the AC side.
Although the topology of hybrid switch is the same as a hybrid DC circuit breaker, the costs of hybrid switch is much less than hybrid DC circuit breaker. Compared with the process of eliminating DC fault of hybrid DC circuit breaker, whose equivalent circuit is illustrated in Fig. 6 , the following points need to be explained:
Stage I: This stage is the same as the bypass LCC and hybrid switch scheme.
Stage II: The LVCS is blocked and the fault current is transferred into main DC circuit breaker branch. If the hybrid DC circuit breaker is applied in MMC-HVDC, its purpose is to clear the DC fault before the MMC is blocked. Therefore, the MMC is not blocked at this stage. This means that the capacitor of the submodule will continue to discharge to the DC side, causing the fault current rise to a relatively large value.
Stage III: The main DC circuit branch is blocked, and the fault current will be transferred to MOA branch. The points need to be explained are listed as follows:
1) Due to the MMC is not blocked in Stage II, the current flow though the MOA branch is much larger than the hybrid switch. Therefore, the withstand voltage of hybrid DC circuit breaker is much larger than the hybrid switch. 2) Due to MMC is not bypassed by LCC, AC grid will continue inject current into DC side. Moreover, if the time of eliminating DC fault (t b ) is increased, the bridge arm current will rise to 2 times the rated current. Under this circumstance, the MMC will be blocked and enter into an undesired stage as shown in Fig. 7 . Therefore, t b must be strictly limited. This will greatly increase the on-resistance and withstand voltage of the MOA, and the number of IGBTs on the main branch will also increase greatly. Therefore, the costs of hybrid switch is much less than hybrid DC circuit breaker. According to the above analysis, the difference between hybrid switch and hybrid DC circuit breaker is summarized as follows: 1) When the DC fault occurs, all of the IGBTs in MMC will be blocked and the bypass LCC will be triggered at the minimum possible firing angle (close to 0 • ). This means the LCC will output a positive voltage and the DC fault current will flow through LCC due to the LCC loop resistance is much lower than the MMC loop. Due to the DC fault is only connected to the AC side through the bypass LCC, MMC can be bypassed within a few milliseconds. For the hybrid switch, it only needs to complete the switching between MMC and LCC during the DC fault. It does not require breaking of the DC fault current.
2) Due to the MMC will be bypassed, the MOA branch in hybrid switch only needs to dissipate the freewheeling of the MMC bridge arm reactance. Therefore, hybrid switch have smaller MOA withstand voltage and fewer IGBTs in the main DC circuit branch than DC circuit breakers.
B. ANALYSIS OF EQUIVALENT CIRCUIT AND DC FAULT CURRENT EXPRESSIONS
According to Fig.5 , the complex frequency domain equivalent circuits of the bypass LCC during different stages are illustrated in Fig. 7 . Here, R MOA is the conduction resistance of MOA, U d0 is the initial DC bus voltage at t 0 , U LCC is the output voltage of LCC in stage IV. i t0 ∼i t3 are the fault currents at t 0 ∼t 3 . To simplify the analysis, the DC fault assumptions occur at the converter outlet. Therefore, the inductance and resistance in the DC transmission line are neglected here. According to Fig. 7 , the fault current in each stage satisfy:
Here, i I (s)∼i IV (s) are the fault current during different stages. The time domain expression of the DC fault current during different stage can be further expressed as:
where i t0 ∼i t3 represent the fault current at different time, τ 1 ∼τ 4 are the discharge time constant, they satisfy Eq. (3). For the capacitor discharging stage, ω 1 , θ 1 , and R 1 satisfy Eq. (4). 
In accordance with Eq. (2), the relationship between the DC fault current and circuit parameters is illustrated in Fig. 8 . Here, R f = 1 , L a = 50 mH, R a = 2 C sm = 800 uF, and L sr = 100mH. U d0 = 500 kV, i t0 = 2kV. The firing angle of bypass LCC is 140 • . Fig. 8a shows that the DC fault current is related to the initial current and the clearing time of the DC fault. A larger DC fault current value means that more inductive energy will be transformed into electric field energy, which in turn inevitably extends the DC fault time. Fig. 8b shows that the DC fault current is related to the U LCC and clearing time of the DC fault. A larger U LCC value means that more inductive energy will be fed into the AC side, which in turn removes the DC fault more quickly.
C. DESIGN OF FIRING ANGLE FOR THE BYPASS LCC
Although the bypass LCC can make the DC fault current rapidly attenuate to 0 by outputting the inverse voltage, a reasonable firing angle must be designed. Otherwise, the DC fault cannot be effectively eliminated. Assume that the noload line-to-line voltage at the MMC valve side is √ 3 U v . VOLUME 7, 2019 FIGURE 9. The control procedure of firing angle for bypass LCC.
If the absolute value of the inverse voltage output by the bypass LCC is higher than √ 6U v during the DC fault (when the firing angle α should be greater than 137 • ), the overall DC voltage at the rectifier side becomes negative, thereby rapidly attenuating the DC fault current to 0. When the bypass LCC enters the inverter mode, the firing angle of the bypass LCC should not be too large to prevent a commutation failure. The firing angle control procedure for bypass LCC illustrated in Fig. 9 is applied to determine a reasonable firing angle. This scheme closes the MMC submodule at the rectifier side when the DC fault current exceeds 2 pu and then applies a small trigger angle to bypass the LCC simultaneously. The bypass LCC is forced retard to an appropriate angle that varies between 110 • and 135 • (set to 135 • in this paper). When the DC fault current at the rectifier side decreases below the rated current (I dc < 1pu), the firing angle increases to a range varying between 140 • and 150 • (set to 150 • in this paper). This scheme aims to accelerate the clearance of the DC fault current. Until the DC fault current attenuates to 0 (I dc < 0.001pu), the bypass LCC is blocked to wait MMC restart.
D. DESIGN OF MOA CONDUCTION RESISTANCE IN LVCS
The resistance of MOA is very important for reducing the fault clearing time. This can also be seen from Eq. (3). The other influencing factors are determined by the fixed parameters of the MMC-HVDC and the DC fault conditions. Therefore, for the bypass LCC scheme, the attenuation time of the inductance current of the MMC bridge arm is determined by the MOA conduction resistance R m , while R m is determined by the breakdown voltage of the MOA. Besides, the breakdown voltage of the MOA must be adapted to the number of IGBTs and the withstand voltage of the main DC circuit breaker branch. Otherwise, an excessive R m can result in overvoltage and burns the IGBT in parallel connection.
To design a reasonableR m , two indexes must be considered, namely, the requirements of the DC transmission system on the DC fault clearing time and the overvoltage tolerance of IGBT in the main DC circuit breaker branch. In this paper, the fault clearing time t max accounts for k times of the constant discharging time τ 3 . According to Eq. (3), the value of R MOA must satisfy: 
where U max is the maximum voltage tolerance of IGBTs in the main DC circuit breaker branch, N m is the number of IGBTs in the main DC circuit breaker branch. Eqs. (5) and (6) show that R MOA ranges in a determined interval, but some overlaps may be presence at both ends of the interval. Due to the IGBTs in the main DC circuit breaker branch should be protected firstly, under this circumstance, R m = N m U max /i t2 .
IV. SIMULATION ANALYSIS A. THE DC FAULT CHARACTERISTICS OF THE PROPOSED METHOD
This section presents the DC fault characteristic simulation results of the bypass LCC scheme. The simulation model is constructed in PSCAD/EMTDC as shown in Fig. 10 . The corresponding parameters are listed in Table I . Here, MMC1∼MMC4 denotes the different converter stations in the bipolar MMC-HVDC, and the smoothing reactor with 150mH is assembled in each MMC station. U d_MMC1 ∼ U d_MMC4 represent the DC bus voltage in each exit of MMC station. Both of the rectifier and inverter stations are configured with bypass LCC. The bypass LCC is completely expelled during normal operations.
A pole-to-pole DC fault occurs in the exit of rectifier station at 1.5s, the fault transition resistance is 0 . Fig. 11 FIGURE 11 . The DC fault currents in different branches of different MMC station.
illustrates the DC fault currents in different branches of different MMC stations. The time for fault detection and recognition is about 1 ms (t 0 ∼t 1 , stage I). The duration of Stage II is the turn-off time of the FMS, and it lasted for 2ms. At the stage III, the fault current is transferred to the MOA branch and this stage lasted for another 2 ms. Therefore, the MMC is completely bypassed within 5ms after DC fault occurs. For the Stage IV, the bypass LCC will output reverse voltage and eliminate the DC fault, and this stage will take 12 ms. Therefore, The bypass-LCC based DC fault isolation scheme can eliminate the DC fault within 17 ms, and the fault current peak is only three times of the rated current. Moreover, when the bypass LCC is put into operation, the MMC is expelled completely, thereby preventing damage to the MMC from the DC fault current. Fig. 12a illustrates the DC side voltage of MMC1 (left) and MMC2 (right) respectively. After DC fault occurs, the DC side voltage decreases rapidly, and when the bypass LCC is triggered with α > 90 • , the DC side voltage of MMC will be negative, and this is beneficial for the DC fault elimination. Fig. 12b illustrates the current and voltage of hybrid switch. It can be seen that the fault current in different branches of hybrid switch is divided into three stages, which is consistent with previous analysis. The withstand voltage of MOA is set as 300 kV, and It is relatively small compared to DC voltage.
A pole-to-pole DC fault located 5, 25, and 100 km away from the rectifier station is simulated at t = 1.5 s. The fault transition resistance is set to 10 . Fig. 13a illustrate the DC bus voltages and fault currents (i LCC ) of the bypass LCC at the MMC1. It can be seen that the when the DC fault occurs farther away from the rectifier station, the smaller the peak value of the fault current, the smaller the time for fault clearing.
Figs. 13b illustrates the voltage and current (i LCC ) with different SCRs (short circuit ratios) during a DC fault, respectively. When SCR < 1.5, the average voltage may exceed 0, which will greatly extend the DC clearing time. The fault current peak also increases along with SCR. Therefore, the proposed scheme has certain requirements on the strength of the AC system to which it is connected. According the simulation results, SCR > 2.0 is reasonable for applying this topology.
B. COMPARISON OF THE PROPOSED METHOD AND DC CIRCUIT BREAKER SCHEME Fig. 14 illustrates the current and voltage of the bypass LCC scheme under different V HCB . It can be seen that when the V HCB > 240kV, the DC fault is eliminated within 17 ms. When V HCB = 200 kV, the DC fault is eliminated within 30ms. Therefore, V HCB should be designed as a reasonable value. 15 illustrates the current and voltage of the hybrid DC circuit breaker scheme under different V HCB . It can be seen that the fault current peaks including i dc and i HCB are larger than the proposed scheme. Moreover, V HCB is much larger than the Bypass LCC scheme. It When V HCB decreases, the time of eliminating DC fault is significantly increased. Due to the MOA withstand voltage under hybrid DC circuit breaker is 3 to 5 times of the hybrid switch, the costs are also 3 to 5 times of hybrid switch. Fig. 16 illustrates the simulation results under positive pole to ground fault. The simulation results of the symmetrical monopole HVDC system is the same as this case. Under this circumstance, the bypass LCC at the positive pole will be triggered and the DC fault can be eliminate effectively. The bypass LCC and the hybrid switch at the negative pole are not triggered. This is consistent with practical engineering.
C. THE SIMULATION RESULTS UNDER DIFFERENT BYPASS LCC CONFIGRUATIONS
For the proposed fault isolation scheme, a different reconfiguration of bypass LCC are investigated. In Fig. 10 , the additional thyristors are augmented to each HBSM in both the positive and negative MMC stations. In this case, the bypass LCC is only reconstructed in the positive pole MMC station. The corresponding simulation results is displayed in Fig. 17 . It can be seen that the DC fault is also eliminate within 20ms, and the current peak is relatively small.
V. COMPARISON OF DIFFERENT DC FAULT ISOLATION SCHEMES A. COMPARISON OF THE ADDITIONAL COSTS OF DIFFERENT CONVERTER TOPOLOGIES
The proposed topology involves the bypass LCC and hybrid switch. To verify the engineering feasibility of this topology, its additional cost and power loss are analyzed from the converter profile. This topology is also compared with different converter topologies that can eliminate the DC fault. To compare the additional investment costs of new converters in different topologies, the IGBT cost C I , diode cost C D , thyristors cost C T , and additional capacitor cost must be calculated based on the same voltage level of HB-MMC. The comprehensive additional cost C tot can be calculated as
where N is the number of submodules in the reconstructed converter, N I , N T , and N D are the additional numbers of IGBT, thyristors, and diodes with respect to HB-MMC, C I is the price of full-voltage IGBT devices, C C is the total additional cost of capacitance, m is the price ratio between full-and half-voltage devices when half-voltage devices are included in the reconstructed converter, p is the price ratio of thyristor and IGBT (p = 0.6 in this paper), and q is the price ratio of diode and IGBT (q = 0.3 in this paper). p, q, C I , and C C are all equal for different types of reconstructed converters. The bypass LCC topology can be equivalent to the addition of one thyristor in each submodule of HB-MMC. The engineering costs of the FBSM-, CDSM-, and hybridsubmodule (50% of FBSM and 50% of HBSM in this paper)-based MMCs are then compared. In all these topological structures, m is set to 1, but the number of additional devices differs. The comparison results obtained by equation (7) are presented in Table II . The additional cost of the bypass LCC topology is only next to that of HB-MMC.
B. COMPARISON OF THE ADDITIONAL LOSSES OF DIFFERENT CONVERTER TOPOLOGIES
To further assess the economic efficiency of the bypass LCC topology, its additional operation costs must be compared with those of HB-MMC under the same voltage levels. Additional operation cost mainly refers to the power loss of added devices in the converter submodule under normal operations. The additional power loss P tot of the switch devices in the reconstructed converter can be calculated as
where n I , n T , and n D are additional numbers of IGBT, thyristors, and diodes in each submodule of the conduction state, P Icon , P Tcon , andP Dcon are the conduction losses of IGBT, thyristors and diodes, respectively, which are set to 1:0. Table III , which shows that the bypass LCC topology is superior to the other topologies given its self-faultclearance ability. However, this topology results in slightly higher losses compared with HB-MMC.
VI. CONCLUSION
In this paper, the bypass-LCC-based DC fault isolation scheme was proposed for bipolar MMC-HVDC. The bypass LCC output inverse voltage for eliminating the DC fault and MMC can be expelled completely during a DC fault to protect the submodule MMC. The simulation results show that the proposed topology can effectively restrict the fault current peak and rapidly eliminate the DC pole-to-pole fault. Moreover, the influence of the pole-to-pole fault on key elements, such as the LVCS and anti-parallel connected diode, is acceptable. The proposed topological structure is superior to other topological structures with self-fault clearance in terms of additional costs and losses as well as provides a valuable technology for eliminating bipolar fault in long-distance and bulk-capacity power overhead transmission.
